Portable Stimulus for ASIC Verification
In modern ASIC verification, bridging the gap between IP-level and system-level test environments is a major challenge, especially as system-on-chip (SoC) complexity grows. This thesis presents a novel methodology leveraging the Accellera Portable Stimulus Standard to enable portable, reusable verification scenarios across these levels. The approach introduces a pre-runtime signal forcing mechanis