No title
As digital systems built on integrated circuits (ICs) increase in size and complexity, the required verification effort increases to ensure functionality in modern systems. To achieve sufficient granularity in verification infrastructures, the system is commonly tested both as separate parts, on block/unit level, and when the parts are connected, on integration level. With the goal of reducing the
