No title
With growing complexity of developing Application-Specific Integrated Circuit (ASIC), comes a higher development time, in both designing and verifying Reg- ister Transfer Level (RTL) code. Configurability can reduce the time spent on re-designing, and instead replace with simple reconfiguration. The configurable design then typically need initial verification effort. This thesis seeks to investiga
