Search results

Filter

Filetype

Your search for "*" yielded 550124 hits

Investigation of the fine structure in the 2 D sequence of sodium using level-crossing spectroscopy

Splittings in the n 2 D sequence were measured for n=4-9. An accuracy of about 0.1% was obtained in level-crossing measurements on an atomic beam. The D states were populated by step-wise excitation, using an RF lamp and a CW dye laser. A method for measuring the sign of the spin-orbit coupling constant is demonstrated. With the present measurements, the highly anomalous n 2 D sequence in sodium h

A 90 nm CMOS 14.5 GHz injection locked LO generator with digital phase control

A 14.5 GHz Injection Locked Oscillator (ILO) with digital output phase control has been implemented in a 90 nm CMOS process. It is intended for LO signal generation in integrated phased array transceivers. The chip, measuring 360x530 μm2 including pads, was characterized using on-wafer probing. It consumes 9.4 mA from a 1.2 V supply and has a 1.4 GHz frequency range where full 3600 phase range is

Lost in Translation: Queer Studies in Sweden

The word queer landed in Sweden in a terminological and theoretical vacuum. It was not that nobody had studied issues and theories relating to sexualities and identities before queer theory were introduced, but the approach of the then new queer theory was slightly different. Above all, it concerned a term that had no history in the Swedish language. Queer is not a Swedish word, and therefore it c

Primary sequence differences between Chido and Rodgers variants of tryptic C4d of the human complement system

Human tryptic C4d of the Chido and Rodgers variant was fragmented by cyanogen bromide and trypsin. The fragments were characterized by amino acid analysis and sequence determination. Polymorphism between the two genetic variants was detected in 5 positions. Four were closely located (residues 141, 142, 145, 146), where Leu, Ser, Ile, His occurred in the Chido variant and Pro, Cys, Leu, Asp in the

An ASIC Implementation for V-BLAST Detection in 0.35um CMOS

The V-BLAST system has been shown to be capable of exploiting the capacity advantage of multiple antenna systems. The square root algorithm for V-BLAST detection is attractive to hardware implementations due to low computational complexity and numerical stability. A low complexity VLSI architecture of the square root algorithm is presented in this paper. The proposed architecture is scalable for v